I. INTRODUCTION
HE need for miniaturized power conversion modules has motivated the development of integrated voltage regulators (IVR) [1] as a part of the power delivery network (PDN). Compared to conventional PDNs using multiple off-package voltage regulator modules (VRMs) with discrete passives ( Fig.1.(a) ), IVRs (either in package Fig.1.(b) or on chip Fig.1 .(c)) provide voltage regulation closer to the load, enabling miniaturization and modularity while reducing resistive losses due to shorter PDN interconnects, and enabling faster power management loops with better power integrity and savings. SIP IVRs ( Fig.1.(b) ) represent a cost effective option allowing better modularity and thermal management compared to SOC IVRs ( Fig.1.(c) ) which achieve however better performances This paragraph of the first footnote will contain the date on which you submitted your paper for review. It will also contain support information, including sponsor and financial support acknowledgment. For example, "This work was supported in part by the U.S. Department of Commerce under Grant BS123456."
and integration densities when compared to SIP IVRs. The first IVRs used air-core inductors [1] [2] [3] [4] with operating frequencies from 80 MHz [2] to 500 MHz [3] and load currents from 0.25 A [3] to 30A [1, 4] , and showed low-inductance density [3] or large inductors with large cross-sectional windings [3, 4] . A smaller on-chip, 450 MHz, 0.18 A air-core inductor with higher inductance density has been shown [5] compared to [1, 4, 6, 7] . However, the IVR peak efficiency was still relatively low due to the inductor AC losses. A high peak power efficiency (93%) was predicted at 140 MHz switching frequency and 0.8 A load current [8] with a 3D integrated fan-out (InFO) inductor using thick through-InFO-via (TIV) copper at the expense of a relatively small inductance density compared to [1, 4, 5, 7] . These represent serious limitations for IVRs, which require the integration of low loss and high inductance density power inductors. The use of a low loss magnetic core inductor with high switching frequency can increase inductance density and reduce inductor size for IVR integration. A 91.5% peak efficiency IVR (100 MHz, 0.15 A) was demonstrated in [9] with a surface mount technology (SMT) inductor. However, the commercial off the shelf (COTs) inductor approach restricts the IVR module design to chips with less flexibility in terms of size and interconnect length in order to minimize parasitic losses. A single-via-winding package embedded inductor using laminated senfoliage flake magnetic material (NEC/Token) was fabricated and used in a 20 MHz, 0.65 A 3D IVR [10, 11] . Despite a simple inductor structure enabling multiphase integration with low DC resistance, the core showed a high loss density which should lead to low IVR efficiency. A ferromagnetic (FM) core (NiFe) racetrack spiral inductor was built on silicon interposer [12] with multiphase coupling for DC cancellation. However, the inductance density and the IVR efficiency at 125 MHz and 3A load current were relatively low due to the planar single windings topology of the racetrack inductor and the core losses when operated above a few MHz. Solenoid inductors achieve a higher inductance density with reduced substrate parasitic losses compared to planar inductors due to confined parallel magnetic field lines to the substrate. Different processes have been developed for the fabrication of integrated magnetic core solenoid inductors. On silicon technology is the dominant technology in the last decades [13] [14] [15] , as shown in Table. 1. On silicon FM magnetic core solenoid inductors using electroplated [16] [17] [18] or sputtered [19] , FM thin film metal encased in polyimide [16, 20] , air [17] or silicon oxide [19] insulation, and electroplated copper [16] , gold [17] or sputtered aluminum [18] windings/vias have been reported. Despite high inductance densities, these inductors had high magnetic core losses at high frequency (> 20 MHz) due to their low resistivity, which make them unsuitable for high frequency-high efficiency IVRs.
To suppress these losses, on silicon magnetic core solenoid inductors having laminated multilayer (LM) [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] , nanogranular (NG) [34] [35] and ferrite [36] [37] magnetic cores deposited using sputtering [21] [22] [23] [24] [25] [26] [27] [28] [34] [35] , electroplating [29] , electroplating/dip-coating [30] , thermal evaporation/folding [31] , manual filling [36] , spin spraying [37] and enclosed in polyimide [24, [34] [35] 37] , or SU-8 [23, 29, 30] insulated, electroplated copper [23, 24, 29, 30, [34] [35] 36, 37] , windings/vias or simply wire-wound with a magnet wire [31] have been demonstrated. The NG inductors [34] [35] showed a higher inductance density at the expense of a lower Q compared to the LM inductors [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] while the ferrite inductors showed relatively similar characteristics at high frequency (100 MHz and beyond) to the LM inductors [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] while using simpler processes. However, the multiple depositions/laminations [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] , stiction (due to copper sacrificial layers etching) [30] [31] , failure risks due to high built-in stress/layers delamination between the dielectric/metallic layers [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] , and manual placement/punching/wire wounding [29] [30] [31] increase the LM inductors process complexity. On-die solenoid inductors with single lamination (SL) magnetic cores [32] [33] were used for 90-100 MHz, 0.025A-0.365A buck IVRs, and showed lower losses with higher inductance and current densities than the ondie spiral air core inductor [3] . However, the SL inductors showed low power density with very low saturation currents and IVR efficiencies of 84% and 80% due to DC losses in thin copper windings [32] and TSVs [33] . Similarly, the multiple sputtering steps associated with polyimide smoothness requirements [34] [35] , the manual filling of the cavity [36] and the very low core deposition rate [37] limit the core thickness while increasing the NG and ferrite inductors process cost/time.
Other limitations of on-silicon inductors include silicon wafers and processes cost, poor dielectric properties and thin windings thickness (few microns) to comply with the CMOS metallization layers, which increases the DC resistance of the inductors, limiting the power density and the IVR overall efficiency. Glass [38] [39] and ceramic [40] [41] dielectric substrates have been considered as alternatives to silicon for magnetic core solenoid inductors. On-glass inductors were fabricated using electroplated NiFe cores manually placed in [38] or wrapped with electroplated copper vias/windings, electrically insulated using a planarized polyimide layer [ 39] . The ceramic inductors [40] [41] were fabricated with low temperature co-fired ceramic (LTCC) technology with printed silver windings/vias inside a laminated ceramic stack enclosing a ferrite core. The glass inductors [38] [39] showed high inductance densities but poor Q factors due to high magnetic losses, while the LTCC inductors showed high Q factors at the expense of low inductance densities. However, the glass's brittleness, CTE mismatch to silicon and difficult processing as well as the high LTCC firing temperature and ceramic shrinkage pose serious challenges for inductor and IVR integration.
Compared to inorganic substrates, organic packages provide an option for inductor integration due to their lower cost, large area availability (stacking and lamination), low loss and processing temperatures < 200 °C. On package NG core inductors [42] were fabricated by enclosing a sputtered NG film between patterned bottom and electroplated top copper windings covered with an organic dielectric layer and interconnected with laser drilled copper vias. The inductors showed a relatively high Q due to reduced magnetic and substrate losses at the expense of a limited core thickness with a rough printed wiring board (PWB) surface, which degrades the core permeability. Bondwire inductors [43] [44] were built on-package by covering aluminum bondwires in a manually brushed MgZn composite [43] [44] or by assembling a laminated stack of Vitrovac 6155/dielectric tape and placing it between aluminum bondwires [45] . Although simple and relatively low cost, the process [43] [44] [45] is limited by the bondwire size, material (aluminum, gold) and inter-winding separation. Moreover, the hand brushed core deposition [43] [44] lacks precision and can damage the bondwire windings.
As an alternative approach, we showed [46] [47] [48] [49] [50] the advantages of a SiP solution using co-optimized chips and package magnetic core solenoid inductors with magnetic composite materials [48] [49] for implementing a high-efficiency IVR. In this work, a novel fabrication process for package magnetic core solenoid power inductors is demonstrated for high efficiency SiP IVRs based on design explorations [49] [50] . The process allows the deposition of a thick magnetic core at a high deposition rate compared to the FM [16] [17] [18] [19] [20] , LM [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] and NG [34] [35] cores, using a simple and cost effective printing process. An organic-substrate-compatible composite magnetic material [48] [49] was used for the magnetic core to allow very good adhesion to the substrate with low built-in stress at the core-substrate interface. The good dielectric properties of the composite material [48] [49] [51] [52] avoids the use of an insulation layer at the core-windings interface, which simplifies the process and reduces its overall cost and time. Moreover, the process takes advantage of the printed core shape to deposit the inductor's top windings while simultaneously interconnecting them to the inductor's bottom windings without the need for vertically patterned vias after successive planarization and photolithography steps [16, 18, 20-26, 29, 32-35, 37, 39-42] . This also simplifies the process compared to [16, 18, 20-26, 29, 32-35, 37, 39-42] while lowering the DC resistance resulting from the contact resistance at the vias/windings interface. This paper is organized as follows. In Section II, the design/modeling procedure of the inductors is presented. In section III, the fabrication process of the inductors is discussed in detail. The characterization results of the fabricated inductors are provided in Section IV and compared to simulation results. Finally, the fabricated inductors are compared with state-of-theart and commercially available magnetic core solenoid power inductors in section V followed by conclusion in section VI.
II. DESIGN AND MODELING OF INDUCTORS
In [50] optimization of the architecture and inductors for a SiP IVR has been presented, based on the modeling approach presented in [53] . The optimization resulted in a four phase buck IVR with 25nH inductance per phase supporting a total current of 10A for three conversion ratios, 5V/1V, 3.3V/1V and 1.7V/1V. The IVR switching frequency was 100MHz. In this section, the inductors were designed based on extensive modeling prior to fabrication. Fig. 2 shows a 3D solenoid inductor with a magnetic core enclosed in copper windings, built on the top side of a two-copper-layer FR4 printed wiring board (PWB) with 70 μm thick copper on each side to reduce the DC resistance and 500 µm thick FR4 substrate.
The top copper layer of the PWB was used to define the bottom windings of the inductor which were covered with the magnetic core, along with the contact pads for the top copper windings. The bottom copper layer was used as a ground plane to reduce the electromagnetic interference (EMI) between the inductor and its surrounding. The magnetic core material was selected based on its electromagnetic properties and processability to allow the implementation and batch fabrication of power inductors on organic substrates. A NiZn ferrite epoxy composite magnetic material was chosen as the core material [48] [49] since it's organic substrate compatible and can be deposited as a thick film using a low cost printing process, which is suitable for high volume fabrication. The composite material showed good insulation properties combined with a relatively high permeability and low electromagnetic losses at high frequency [48] [49] . Consequently, no insulation layer between the magnetic core and the copper windings [51] [52] was used for the inductor in this work as compared to the structure in [50] . Moreover, the dome-shaped magnetic core resulting from the stencil printing deposition process (Fig.2 ) was also considered in the design instead of a rectangular core [50] by using experimentally measured core profiles in the simulations to accurately model the inductor. The design parameters of the inductors were the magnetic core size (thickness tmag_core, length lmag_core and width Wmag_core), the number N and the width Wtrace of the copper windings, while the overall area A and the windings thicknesses (70 µm for both top tTop_copper and bottom tBottom_copper windings) were kept fixed. The inductors were 2) to account for the complex electromagnetic field distributions and loss effects in both the magnetic core (hysteresis and eddy current) and the copper windings (skin and proximity effects). The measured complex permeability and permittivity spectra of the NiZn ferrite magnetic material [48] [49] , provided in Fig.3 .(a) were used in the solver to accurately represent the magnetic core. An example of a two-port simulated inductor is shown in Fig.3 .(b) with the resulting magnetic field shown in Fig.3 .(c) where the H-field in the inductor displays similar magnitudes in the magnetic core due to the moderate permeability of the magnetic composite material. The simulations were run from 10 MHz to 1GHz. The material properties (at 100 MHz) used in the inductor simulations are summarized in Table. 2. The simulation results of the designed inductor were extracted as frequency-dependent two-port network parameters (S-parameters) and converted into a simple pi-equivalent circuit as shown in Fig.4 .(a) where the series inductance L and resistance RAC represent the inductor's effective inductance and resistance, respectively. The parallel conductance and capacitance represent the inductor's parasitics originating from the organic substrate and the copper ground plane. A pi-topology is an acceptable representation of the inductor since the targeted switching frequency of the IVR (100 MHz) is below the first self-resonant frequency (SRF) of the inductor (> 1 GHz) and consequently the impedance is mainly inductive [48] [49] . The DC resistance RDC of the designed inductor was obtained using Ansys Maxwell ver.2015.2. The extracted inductor electrical parameters (RDC, L, RAC ) were used as inputs to evaluate the impact of the inductor on the overall IVR efficiency, following the same analytical approach described in [47, 50] which considers all major loss components from the buck chip, the passives (inductor and output capacitor) and PDN. Based on the overall IVR peak efficiencies (at maximum current load) evaluation, multiple cycles of simulation and modification of the inductor design parameters were carried out until the highest overall IVR efficiency was obtained for a given inductor geometry, with an inductance close to 25 nH. The inductor design approach is summarized in shows the efficiency versus load current at 100 MHz for the three conversion ratios. As can be seen in Fig.4 .(c), the peak efficiencies at 100 MHz switching frequency are around 50 % load current condition and decrease by around 4 % at 100 % load condition (10 A load current). The 5V:1V efficiency drop is due to the high switching and conduction losses (3.5x higher than the 1.7:1V and 3V:1V conversion ratios) of the CMOS FETs (130 nm process from global foundries) as shown in Fig.5 where the loss breakdown (at 100 MHz) at peak efficiency (around 5 A) and at maximum load condition (10 A) for the three conversion ratios is shown. At peak efficiency points ( Fig.5.(a-c) ), the FETs losses are almost balanced and represent between 74-81% of the overall IVRs losses for the 1.7:1V and 3V:1V conversions and around 90% of the overall IVRs losses for a 5V:1V conversion. At 100 % load condition ( Fig.5.(d-e) ), the loss distribution is almost similar to the peak efficiency case (around 90% for 5V:1V and around 75 % for 1.7:1V and 3V:1V) with however more pronounced FETs conduction (compared to switching losses) and inductor DC losses, which is somehow expected due to a higher current condition (10 A). The extracted DC/RF parameters and the dimensions of the final inductor design are shown in Fig.6 and Table. 3, respectively. The inductance decreases slightly with frequency and has a value of 27 nH at 100 MHz while the AC resistance increases significantly with frequency and has a value of 3.16 Ω at 100 MHz. Below the maximum permeability point (MPP) of the magnetic material (around 20-30 MHz), the losses are mainly due to the copper windings. Above the MPP value, and especially around 100 MHz, the magnetic losses dominate the overall inductor losses as the magnetic material shows a slight decrease in the real part of the permeability (hence a decrease of the inductance) and an increase in the imaginary part of the permeability (hence the AC resistance increase) with frequency [48] [49] . The organic PWB substrates used for inductor fabrication were designed using Cadence Allegro and include patterns of the bottom copper windings connected to SMA pads with feedlines as well as process alignment marks (Fig.7) . TRL (Thru, Reflect, Line) deembedding structures were also included in the design for the electrical characterization of the inductors.
III. FABRICATION OF THE SOLENOID INDUCTORS
The fabrication process flow of the solenoid inductor is shown in Fig.8 . A 640 µm thick, 2-copper layer FR4 PWB (70 µm thick copper on front and back, and 500 µm thick FR4 core) was used as a substrate Fig.8.(a) . The substrate was cleaned thoroughly in acetone, IPA and DI water and the cleaning procedure was repeated after each fabrication step. First, the bottom inductor windings on the top side of the PWB were defined using standard PWB copper etching process Fig.8.(b) . The copper traces width and separation were measured using an optical microscope and were found to be 450 µm and 225 µm, respectively, Fig.9.(a) . The copper trace thickness was obtained using the Veeco Dektak 150 surface profilometer and found to be around 74 µm, Fig.9.(b) . Then, the magnetic core was > REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 6 [49] . The paste viscosity was tuned to ensure conformal deposition of the magnetic material and filling of the spaces between the bottom windings. After printing the magnetic layer, the substrate was cured for one hour at 180 °C to form the magnetic core Fig.9 .(c). The thermosetting resin used to form the composite magnetic material shrinks during the curing phase of the paste due to the epoxy's molecules polymerization (crosslinking) process which results in the formation of a rigid magnetic core. However, this natural shrinkage process has no effect on the magnetic core. The use of BPADGE (bisphenol-A-diglycidyl ether) polymer [49] makes the composite magnetic material FR4-compatible, which reduces significantly the built-in stress at the core/organic substrate interface and results in a very strong adhesion of the magnetic composite to the organic substrate. The cured composite magnetic material was inert to common solvents such as acetone. The core had excellent adhesion to the substrate and good dielectric properties [49] assessed by a measured very high DC resistance (> 30 MΩ), which negated the need for an insulating layer between the magnetic core and the copper windings [51] [52] . The measured profile of the magnetic core is shown in Fig.9.(d) , where the average measured core thickness is around 350 µm. After deposition of the core, a first photolithography step was used to pattern a seed layer on top of the magnetic core to obtain a conductive metallic surface for electroplating the top windings. A thick photoresist mold (> 70 µm which is the bottom windings thickness) was used to ensure full coverage of the spaces between the bottom copper windings with photoresist. This also avoids seed layer deposition on the sidewalls of the pads which could result in pads bridging (thus electrical shorts) after the top windings electroplating. Intervia 65a BPN photoresist was spray coated directly on the magnetic core and the bottom copper windings using a Suss DeltaAltaSpray spray coater. Spray coating was chosen so that excellent coverage of the 3D topology of the magnetic core and bottom windings could be achieved in one step. The photoresist thickness was 100 µm ( Fig.9 .(e)) and no softbake was used to avoid air bubbles in the photoresist leading to micro-defects. The photoresist was exposed using noncontact lithography (EVG 620 Mask aligner at 365 nm wavelength at an intensity of 5 mW/cm2 for 200 s). The photolithography masks were designed to account for pattern broadening resulting from non-contact exposure. The exposed photoresist was then developed in RD6 developer for 5 min, Fig.8.(f) ) was used to pattern the seed layer and remove the photoresist, Fig.9 .(f). A second photolithography step Fig.8 .(g), was used to fabricate the photoresist mold for electroplating the top windings. A 170 um thick Intervia 65a BPN photoresist was spray coated directly on top of the patterned seed layer and no softbake was used. A very thick mold was chosen to allow the deposition of very thick copper windings to reduce the DC resistance of the inductor. Non-contact lithography (EVG 620 mask aligner) was used to expose the photoresist at 365 nm wavelength at 5 mW/cm2 for 330 s. The exposed photoresist was developed in RD6 for 8 min. The top copper windings were electroplated Fig.8 .(h) on the exposed seed layer of Fig.8 .(g) since this was the only area in contact with the copper electroplating bath, which resulted in copper electrodeposition on the winding lines accurately. An acid copper bath (copper sulphate, sulfuric acid and organic additives to improve the bath throwing power and the deposition uniformity) was used for the electroplating process. A pure copper bar was used as the anodic copper source and the electroplating was done at a current density of 10 mA/cm 2 for 6 h ( Fig.9.(g) ). The photoresist mold was removed after plating the top windings by immersion in acetone, Fig.8.(i) . A third photolithography step was used to protect the plated top copper windings from the seed layer etching solutions. An 8 µm thick AZ 4620 photoresist was spray coated on top of the inductor, softbaked for 2 min at 120 °C and exposed under the same exposure settings as before for 100 s. The photoresist was then developed in RD6 for 4 min, Fig.8.(j) . The seed layer was removed using gold and chromium etching solutions (Sigma Aldrich) and finally, the AZ 4620 photoresist was removed in acetone, Fig.8.(k) . An example of a fabricated inductor is 
IV. CHARACTERIZATION OF THE SOLENOID INDUCTORS
The DC resistance of the inductors was measured using the four-wire mode of the HP 34401A multimeter. The RF parameters of the inductors were characterized between 20 MHz and 1 GHz using an Agilent H8363B vector network analyzer. A standard SOLT calibration was carried out, followed by the measurement of the two port S-parameters of the inductors and the TRL deembedding structures which were then mathematically post-processed to remove the effect of the SMAs connectors and feedlines allowing extraction of the RF parameters. The DC saturation current was measured by coupling a DC current delivered by a DC power supply (P9611A-Picotest) to the AC voltage of the VNA through a bias tee (picotest). The effect of the bias tee connectors and feedlines was removed by measuring the s-parameters with and without the inductor, followed by deemebedding. The reproducibility of the fabrication process was demonstrated by the characterization of multiple inductors (from the same batch (on the same board) and from different batches (on different boards). The minimum average measured DC resistance of the inductors was 19 mΩ. The extracted RF parameters of the inductors are shown in Fig.10 . Good reproducibility is observed for inductors fabricated on the same board with less than 1 % and 10 % variations (at 100 MHz) in inductance and AC resistance respectively (Fig.10.(a-b) . At 100 MHz, the fabricated inductors had an inductance of 25.6 nH to 31.0 nH (mean value of 28.3 nH) compared to the target 25 nH inductance. The average values for the AC resistance, parasitic capacitance and parasitic conductance at 100 MHz were 2.28 Ω, 2.31 pF and 0.12 mS, respectively. The variation in values was mostly due to small differences in the magnetic core size (thickness and area) resulting from the stencil printing process. It is worth mentioning that the impedance of the average parasitic capacitance (2.31 pF) is more than 4e4 times higher than the buck output capacitor (100 nF) impedance, which is expected to reduce any parasitic oscillation, induced between the inductor and the parasitic capacitor. Inductor fabrication reproducibility would be improved by better control of the magnetic composite paste viscosity and stencil printing conditions. For all the inductors (from 20 MHz to 1 GHz), the inductance decreased with frequency due to the permeability decrease of the NiZn ferrite composite above its MPP frequency [49] while the AC resistance increased due to magnetic core and RF (proximity and eddy current) losses at high frequency. At 100 MHz, inductor 1 (Ind 1, which is the closest to the average inductance value 28.64 nH) had an inductance of 27.1 nH, an AC resistance of 2.7 Ω, an average parasitic capacitance (C1/2+C2/2) of 1.3 pF and an average conductance (G1/2+G2/2) of 0.12 mS. The inductor models (section II) were updated based on the measured dimensions of the fabricated inductors, Table. 4 and the simulation results were compared to the experimentally measured RF parameters, Fig.11 .
A good match is observed between the experimental and modeling results with error values (at 100 MHz) less than 10 % for the inductance and parasitic capacitance C1 up to 1 GHz and 22 % for the AC resistance up to around 300 MHz. The discrepancies observed for C2, G1 (although following the expected trend), G2 and RAC (beyond 300 MHz) can be attributed to errors resulting from the deembedding process which was carried out using deembedding structures on a separate board. However, it is important to note that the resistance and inductance are the dominant parameters here with capacitance and conductance contributing to some losses. Moreover, the SRF of the inductor is beyond 1 GHz as can be seen in the extracted impedance plot of Fig.11 .(e). This was also expected based on the design analysis of section II. Therefore, the correlation between modeling and measurements is good around 100MHz. More accurate extracted RF parameters can be obtained if the deembedding structures are defined on the same board as the inductors since all the fabrication process steps affecting the board (both on the top and bottom ground plane) such as magnetic core curing, seed layer deposition/patterning/removal, and copper windings plating will be removed after deembedding. Moreover, the used pimodel assumed an ideal two port inductor model, which implies perfectly symmetric ports (thus C1_sim=C2_sim and G1_sim=G2_sim) while the fabricated inductors ports are not symmetric due to variations in the fabrication process and the deemebedding procedure which explains the differences observed between C2-G2 and C2sim-G2sim. The effect of DC current on the inductance is shown in Fig.12.(a) where a 1.62 nH decrease is observed for 6 A at 100 MHz, which corresponds to a 5.2 % drop from the unbiased initial inductance value (Isat_5.2%). The 10 % saturation current of the inductor (Isat_10%) is estimated accordingly to be around 11.53 A, which is higher than the targeted maximum load current for the IVR (2.5 A/phase). The inductance decrease due to the DC current results in the decrease of the AC resistance as shown in Fig.12.(b) where a 16 % drop is observed for 6 A at 100 MHz. This can be attributed to a reduction of the effective core volume due to partial saturation. The saturated part does not contribute to the inductance and thus do not add to the inductor losses which explains the drops observed for both the inductance and AC resistance. A similar behavior have been reported in [54] for a At 2.5 A, the AC resistance drop is estimated to be around 6.6 %. The effect of the AC peak current Ipk (up to 200 mA-pk-pk) on the inductance and AC resistance is shown in Fig.12.(c-d) where both decrease slightly with the AC current increase to reach 1.4 % and 10 % drops around 100 mA-peak AC current. This can be explained by a slight decrease of the relative permeability of the magnetic composite material with the increase of the AC current. While an increase of the B-H curve slope was expected (thus an increase of the relative permeability) due to large signal conditions, the increase of the imaginary part of the magnetic core permeability seems to be slightly higher than the increase of the real part of its permeability (due to higher magnetic core losses) which results in a reduction of the total relative permeability of the core and thus in a slight decrease of the inductance. A smaller inductance implies a lower magnetic flux density and thus less magnetic losses, which could explain the AC resistance drop. Equations (1) and (2) obtained by fitting the measured inductance and AC resistance data ( Fig.12.(c-d) ) can be used to estimate the inductance and AC resistance at 100 MHz beyond 100 mA peak current:
Where Ipk is given in mA and a1, b1, c1, a2, b2, c2 are fitting parameters given in Table. 6. Based on the measured DC and AC large signal excitation results, the combined effect of the DC and AC currents on the inductance, AC resistance and the corresponding Q factor can then be estimated for the three voltage conversion ratios considered in this work as shown in Table. 5 as follows: The DC current results in 2.16 % and 6.6 % drops of the initial inductance and AC resistance respectively while the AC current drops are estimated assuming IDC=0, which implies L=31.21 nH, RAC=2.18 Ω (initial inductor conditions) and thus initial ripple current values of the small signal conditions. For an initial ripple current of 129 mA (5V:1V conversion) and based on (1)(2), the initial inductance and AC resistance drop by 3.3 % and 15.1 % respectively. The total inductance and AC resistance drops are thus 5.46 % and 21.7 % which results in L=29.5 nH, RAC=1.7 Ω and a steady state ripple current of 135 mA. As can be seen in Table. 5, at large signal conditions, a slight improvement is estimated for the inductor Q factor at the expense of a slightly higher ripple current resulting from the inductance drop. This trend is observed in the loss breakdown of the inductor (Fig.14) where the FETs resistive losses increases slightly at the expense of the inductor's AC losses compared to the loss breakdown shown in Fig.5 . The peak core loss Ppk per unit volume V, defined as the peak core loss density Pvpk was estimated following the same approach presented in [55] , by first extracting the core's loss equivalent series resistance Rs under different sine wave excitations using (3): Fig.13 . Peak core loss density evaluation (a) peak core loss density vs peak AC flux density (b) peak core loss and the corresponding peak core loss density variation with peak AC current (c) core loss density variation with frequency and curve fitting using Steinmetz equation where RAC is the inductor's AC resistance and R0 is the AC resistance of the air core inductor of the same dimensions obtained from FEM simulations (Fig.11.(b) ) and then applying (4):
where Ipk is the AC current peak value, Ae is the effective magnetic cross section and le is the mean magnetic length. The peak AC flux density is deduced from AC current using (5):
where Ls represent the core's equivalent inductance and L0 is the inductance of the air core inductor of the same dimensions obtained from FEM simulations (Fig.11.(a) ). Fig.13 shows the obtained core loss densities and the corresponding core losses at 30 MHz and 100 MHz as a function of the peak AC flux density and the peak AC current respectively. The core losses increase with the increase of the frequency and the AC current.
At 100 mA peak current (200 mA peak-to-peak), the core loss is 1.98 mW at 30 MHz and 18.89 mW at 100 MHz. As can be seen in Fig.13.(a-b) , a simple quadratic polynomial equation can be used to fit the core loss density (mW/cm 3 ) as a function of the applied peak AC current (mA) (or peak flux density):
!" = * . + !" + * . + !" + * , (7) where p1, p2, p3 are fitting parameters provided in Table. 6. Fig.13.(c) shows the extracted loss densities as a function of the frequency f and the corresponding fitted curves using Steinmetz equation: where K, α and β are fitting coefficients given in Table. 6. Table. 5 includes also the extracted loss densities using (7) and (8) for three peak AC currents, corresponding to the ripple currents for 5/3/1.7 to 1V conversion ratios. As can be seen in Table. 5, (7) and (8) provide close estimations of the core losses and can be used to evaluate the core loss for a given AC current and frequency. The effect of the large signal conditions on the loss breakdown (at 100 MHz) at maximum load condition (10 A) for the three conversion ratios is shown in Fig.14 . Compared to Fig.5 where small signal conditions were considered, the FETs losses increase (for the three voltage conversions) due to the ripple current increase while the inductor AC losses decrease due to the combined effects of the DC and AC currents on the inductor.
V. COMPARISON TO PREVIOUS WORK
Inductors are generally compared and selected based on the targeted application and their specific figures-of-merit related to both size and DC-RF characteristics such as DC resistance, inductance density and quality factor. For integrated power inductors, both the effect of the inductor's size and power handling capabilities need to be captured. This can be achieved by considering the energy density factors [29] :
In Equations (9) and (10), the combined effects of the inductance, saturation current and size (area and volume) are considered simultaneously. Based on these energy density factors, different power inductor technologies reported in the literature as well as commercially available inductors are compared to the inductors fabricated in this work at 100 MHz and below, in Table.7 and Table. 8 respectively. The inductors demonstrated in this work show a low DC resistance with the highest reported inductance-to-DC resistance ratio (1613.57 nH/mΩ), area (158.38 nJ/mm 2 ) and volume (283.04 nJ/mm 3 ) energy densities for a magnetic core power inductor at 100 MHz compared with state of the art and commercially available inductors with similar inductance values. The low DC resistance reduces the ohmic losses and increases the IVR overall efficiency while the high energy densities allow the implementation of high power density SIP based IVRs. A basic dimensional representation of the targeted two-chip SiP IVR architecture is shown in Fig.15 . The IVR provides 1V output (from the direct down conversion of three input voltages 5/3/1.7) at 100 MHz to a load chip containing a LDO which employs asynchronous nonlinear control to achieve fast voltage droop mitigation under large load transient events [56] . The inductors will be fabricated using the process developed in this wok on the top surface while considering space limitations (package size), the surrounding routing traces and chips (buck converter and LDO with test load) pins. Having the inductors on surface provides thermal insulation with limited coupling through co-optimized components placement with sufficient spacing between inductors and chips for heat reduction [47] . Package routing will be done using the copper layer of the first level package as well as through the underneath package layers. The module area was set to be relatively large to allow enough room for routing and testing for the first prototype that is being fabricated. For the initial demonstration of the SIP IVR module, cheap SMD capacitors of 100nF will be placed on the top surface of the module for buck converter output filtering. Based on our previous work [57] , a PDN employing power transmission lines (PTL) [57] and properly selected SMD decoupling capacitors, according to target impedance requirements will be used between the buck and the LDO to minimize power supply noise (PSN) and coupling between signal and PDN in the package, thereby enhancing the bandwidth while reducing package impedance (thus voltage droop) to achieve optimum efficiency. It's worth mentioning that because of the complexity of the IVR module, each element have/is been/being studied separately to fully assess its performance before building the full IVR, which shows the degree of flexibility/modularity that can be achieved with a SIP based IVR solution.
VI. CONCLUSION
A SIP based integrated voltage regulator (IVR) represents a valuable approach to achieve combined high integration density and efficiency for point-of-load voltage regulation. In this work, a novel system in package magnetic core solenoid power inductor was demonstrated for the implementation of a high efficiency, 100 MHz switching buck type IVR. The optimum inductor design linked to the IVR specifications and process node, was developed based on the highest achievable overall IVR efficiency, while considering all major loss components, which include conduction and switching losses from the switches for a 130 nm CMOS process, passives (inductor and output capacitor) and PDN losses. The inductor was fabricated on an organic substrate using printing and non-contact lithography processes, which makes the technology cost effective and batch fabrication compatible. A pi-equivalent circuit and standard TRL deembedding were used for the inductor characterization and a good match was obtained with the modeling results. The inductor showed the highest reported inductance-to-DC resistance ratio and area/volume energy densities for a magnetic core inductor of the same inductance at 100 MHz. The developed fabrication process will be used for the integration of the magnetic core solenoid power inductors in both single phase and four phase SIP based IVRs allowing three voltage conversion ratios (5:1, 3:1 and 1.7:1). The use of a higher resistivity NiZn ferrite powder such as FA100 (x100 compared to FP350) will improve the inductor's Q factor by reducing the core losses at high frequency. A tradeoff between the DC and AC resistance losses can be found to shrink the inductor size while keeping the same inductance range by increasing the windings number. By reducing the inductor footprint, a better control on the core printing conditions is expected (low magnetic paste spreading after printing due to a smaller core size) which should improve the repeatability of the fabrication process. The inductor process demonstrated in this work can lay the foundations for the development of next generation system in package heterogeneous integration technologies, where the power inductors are integrated and interconnected with multitechnology (Si, GaAs, GaN,…) chips with different optimized specific functions such as DC-DC converters, logic and memory, antennas arrays etc. in a single package using PTLs and redistribution layers (RDLs) to implement ultra-efficient fabrics such as GaN FETs based converters with integrated magnetics.
